專案描述

CoreTML framework is a template configuration system. It is based on the idea of parametrized templates that are created by inserting special content into source code files. These templates can later be used to generate output files depending upon parameters chosen by the user. CoreTML framework was created primarily to provide a platform for the design and deployment of semiconductor IP cores on a hardware description language (HDL) level (i.e. VHDL or Verilog).

(This Description is auto-translated) Try to translate to Japanese Show Original Description

您的評分
撰寫專案評